SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995

- Functionally Similar to AMD's AM29854
- High-Speed Bus Transceiver With Parity Generator/Checker
- Parity-Error Flag With Open-Collector Outputs
- Latch for Storing the Parity-Error Flag
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs

#### description

The SN74ALS29854 is an 8-bit to 9-bit parity transceiver designed for two-way communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is

(TOP VIEW)										
OEA	1	J <sub>24</sub>	V <sub>CC</sub>							
A1 [	2	23	B1							
A2 [	3	22	B2							
A3 [	4	21	B3							
A4 [	5	20	B4							
A5 [	6	19	B5							
A6 [	7	18	B6							
A7 [	8	17	B7							
A8 [	9	16	B8							
ERR [	10	15	PARITY							
CLR [	11	14	OEB							
GND [	12	13	LE							

generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector  $\overline{\text{ERR}}$  flag.  $\overline{\text{ERR}}$  can be either passed, sampled, stored, or cleared from the latch using the latch-enable ( $\overline{\text{LE}}$ ) and clear ( $\overline{\text{CLR}}$ ) control inputs. When both  $\overline{\text{OEA}}$  and  $\overline{\text{OEB}}$  are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The SN74ALS29854 is characterized for operation from 0°C to 70°C.

	INPUTS							UT AND I/O		
OEB	OEA	CLR	LE	Ai ∑ of Hs	Bi <sup>†</sup> ∑ of Ls	А	В	PARITY	ERR‡	OPERATION
L	Н	х	Х	Odd Even	NA	NA	Ā	H L	NA	Ā data to B bus and generate parity
н	L	Х	L	NA	Odd Even	В	NA	NA	H L	B data to A bus and check parity
Н	L	Н	Н	NA	Х	Х	NA	NA	N-1	Store error flag
Х	Х	L	Н	Х	Х	Х	NA	NA	Н	Clear error-flag register
н	Н	H L X X	H H L L	X X L Odd H Even	Х	Z	Z	Z	NC H L H	Isolation§
L	L	Х	Х	Odd Even	NA	NA	Ā	L H	NA	A data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care


<sup>†</sup> Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup>Output states shown assume ERR was previously high.

§ In this mode, ERR, when enabled, shows inverted parity of the A bus.

SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995

## logic diagram (positive logic)





SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995

#### н OEB L н OEA L Even **Bi + PARITY** Odd Н LE L Н CLR L Н ERR L Sample — ► Pass Store Clear **ERROR-FLAG FUNCTIONS** INTERNAL OUTPUT INPUTS OUTPUT TO DEVICE PRESTATE FUNCTION LE CLR POINT P ERR<sub>n-1</sub>† ERR L L L L Х Pass Н Н L Х L L Н Х L L Sample Н Н Н Х Х Н Н L Clear L L Н Н Х Store Н Н

error-flag waveforms

<sup>†</sup> ERR<sub>n-1</sub> represents the state of ERR before any changes at CLR, LE, or point P.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>1</sub>	
Voltage applied to a disabled I/O port	5.5 V
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V	
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
∨он	High-level output voltage, ERR				5.5	V
IOH	High-level output current				-24	mA
IOL	Low-level output current				48	mA
		LE high	10			
tw	Pulse duration	LE low	10			ns
		CLR low	10			
		Bi and PARITY	10			
t <sub>su</sub>	Setup time before LEV	Setup time before LE↓ CLR high				ns
t <sub>h</sub>	Hold time, Bi and PARITY after $\overline{LE} \downarrow$		3			ns
Тд	Operating free-air temperature		0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS				TYP†	MAX	UNIT
VIK		V <sub>CC</sub> = 4.75 V,	I <sub>I</sub> = – 18 mA			-1.2	V
Vau		\/oo - 475 \/	I <sub>OH</sub> = -15 mA	2.4			V
VOH	All I/Os except ERR	II I/Os except ERR V <sub>CC</sub> = 4.75 V	$I_{OH} = -24 \text{ mA}$	2			v
IОН	ERR	V <sub>CC</sub> = 4.75 V,	V <sub>OH</sub> = 5.5 V			0.1	mA
VOL		V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 48 mA		0.35	0.5	V
lj		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5.5 V			0.1	mA
ι <sub>Η</sub> ‡		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.7 V			20	μΑ
. +	Data		$\lambda = 0.4 \lambda$			-0.2	mA
IIL‡	Control	V <sub>CC</sub> = 5.25 V,	$V_{l} = 0.4 V$			-0.75	ША
١ <sub>O</sub> §		V <sub>CC</sub> = 5.25 V,	$V_{O} = 0$	-75		-250	mA
ICC		V <sub>CC</sub> = 5.25 V,	All outputs open		70	100	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.



SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$V_{CC} = 4.75 V \text{ to } 5.25 V,$ $T_A = MIN \text{ to } MAX^{\dagger}$	UNIT		
	(INFOT)	(001901)		MIN MAX			
<sup>t</sup> PLH	A or B	D en A	0 50 - 5	8	ns		
<sup>t</sup> PHL	AOIB	B or A	C <sub>L</sub> = 50 pF	8	115		
<sup>t</sup> PLH	A or B	Der	0. 000 = 5	13	ns		
<sup>t</sup> PHL	AOIB	B or A	C <sub>L</sub> = 300 pF	13	115		
<sup>t</sup> PLH	А		0. 50.55	15	ns		
<sup>t</sup> PHL	A	PARITY	C <sub>L</sub> = 50 pF	18	115		
<sup>t</sup> PLH	А		0 000 =5	22	ns		
<sup>t</sup> PHL		PARITY	C <sub>L</sub> = 300 pF	22	115		
<sup>t</sup> PZH		A cu D	0. 50.55	17	ns		
<sup>t</sup> PZL	OEA or OEB	A or B	C <sub>L</sub> = 50 pF	17	115		
<sup>t</sup> PZH		A cu D	0. 000 = 5	23	ns		
tPZL	OEA OF OEB	A or B	C <sub>L</sub> = 300 pF	23			
<sup>t</sup> PHZ		A cu D	0 5 - 5	8	ns		
<sup>t</sup> PLZ	OEA or OEB	A or B	C <sub>L</sub> = 5 pF	8	115		
<sup>t</sup> PHZ		A cu D	0 50 - 5	15	ns		
t <sub>PLZ</sub>		A or B	C <sub>L</sub> = 50 pF	8	115		
<sup>t</sup> PHL	LE	ERR	C <sub>L</sub> = 50 pF	12	ns		
<sup>t</sup> PLH	CLR	ERR	C <sub>L</sub> = 50 pF	12	ns		
<sup>t</sup> PLH				17			
<sup>t</sup> PHL	OEA	PARITY	C <sub>L</sub> = 50 pF	19	ns		
<sup>t</sup> PLH				22			
<sup>t</sup> PHL	OEA	PARITY	C <sub>L</sub> = 300 pF	25	ns		
<sup>t</sup> PLH				20			
<sup>t</sup> PHL	Bi/PARITY	ERR	C <sub>L</sub> = 50 pF	20	ns		

## switching characteristics (see Figure 1)

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

Figure 1. Load Circuits and Voltage Waveforms



#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74ALS29854DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS29854DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS29854DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS29854DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS29854DWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS29854DWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS29854NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS29854NT3	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI
SN74ALS29854NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined. **Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered

for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and

package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS www.ti.com

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS29854DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1



# PACKAGE MATERIALS INFORMATION

11-Mar-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS29854DWR	SOIC	DW	24	2000	346.0	346.0	41.0


# **MECHANICAL DATA**

MPDI004 - OCTOBER 1994

#### NT (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated